SUMMARY
The items compared between the two processors include the instruction set architecture, power consumption, the MIL-STD-883C Class S (space) qualification schedule, and performance.
The advantages of the i486 over the 386 are lower power consumption and higher floatingpoint performance in speed. The i486 on-chip cache, however, has neither parity check nor error detection and correction circuitry.
In space, the probability of having the contents of the cache altered, is higher than on the ground due to the higher radiation exposure. Therefore, it is necessary to measure the performance of the i486 with the cache disabled.
The i486 with on-chip cache disabled, however, has lower integer performance in speed than the 386 without cache, which is the current DMS design choice. Using external cache with a specially designed cache controller can improve the performance of the i486, but the added complexity may not provide a better solution than adding cache to the 386.
The benchmark performance of a 386-based prototype Flight Equivalent Unit (FEU), which is the closet configuration to the DMS design as of April 1991, is only about 50% of a PS/2 Model 70 with cache, which is generally considered as a 4 MIPS (million instructions per second)
computer. Adding cache to the 386/387 DX memory hierarchy appears to be the most beneficial way to enhance computation-intensive performance for the current DMS design at this time.
a 386, 387 and i486 are trademarks of lntel Corporation.
OVERVIEW OF INTEL 386 AND i486 MICROPROCESSORS

lntel 386 Microprocessor
Intel's 80xxx family of microprocessors was initiated with the 16-bit 8086 processor in 1978.
Intel then developed the 8088 which has a 16-bit internal architecture with an 8-bit data bus In addition to the commercial PSI2 computer, two additional configurations which are closer to the DMS flight design were also used for the performance comparison: a prototype EDP (Embedded Dataprocessor) andanprototypeFEU (Flight EquivalentUnit). The configurationof the prototypeEDP is similar to the PS/2Model 70 exceptfor the clock speedandthe external cache. The prototypeFEU is the closetconfigurationto theDMS designasof April 1991:it has no cachememory, but it hasECC (Error Correction Codes)and single event upset scrubfor radiationtolerancein itsmainmemory.
Software Configuration
LynxOS ¢ is a UnixCl-based real-time operating system. LynxOS, which includes Lynx realtime operating system kernel and device drivers, has been selected to be used in the DMS. Version 1.2 of LynxOS was used on the PS/2 and version 2.0 was used on the prototype FEU and the prototype EDP.
The features of LynxOS include (1) • load the contents of CR0 to a general-purpose 32-bit EAX register;
• set bit 29 and 30 of the EAX register to 1 for disabling the cache, or clear the two bits to 0 for enabling the cache;
• store the contents of EAX back to CR0; and
• flush the cache.
The implementation of the main algorithm to disable the i486 on-chip cache is listed in Table 3 was assembled incorrectly by the Lynx Assembler and the results are shown in Table 4 . The instruction "mov CR0, EAX" was used to store the contents of EAX back to CR0.
Instead of storing the contents of EAX to CR0, it actually assembled the instruction as "mov 0x0, EAX" and stored the contents of EAX to address 0 (zero). Again, there was no warning or other message indicating the error when assembled. When the instruction was executed, however, the computer shut down e.
The directivesof an assembler arenot providedby the microprocessor instructionset. They areprovided by individual assembler vendors,suchas the Microsoft Assemblerandthe Lynx Assembler,andcanvary from vendorto vendor. The directivesarenot translatedinto machine language.Instead, theyprovideinstructions to the assembler itself. The directivesareoften called "pseudo-ops" to distinguishthemfrom trueopcodes(ref. 5) .
The hexadecimalcodesof the two "mov" instructions are listed in Table 5 . The Lynx Assemblerversion 1.2 is a 386-basedassembler and doesnot supportthe i486. However, the "invd" instructionis oneof the six newinstructionsbeingaddedto thei486 ISA andhasto beused in the device driver to flush the i486 on-chip cache. Therefore,this new instruction was not recognized by theLynx Assemblerversion1.2. The hexadecimal codesof this instructionarealso listedin Table5. To work around the problems mentioned in Section 4.5, an assembler directive "db" (define bytes) was used to replace the "mov" and "invd" instructions in the device driver as shown in Table 6 . is not shown because the only difference from the application program for disabling cache is that "0xAFFA" is replaced by "0xBFFB".
To verify the results of disabling/enabling the i486 cache, a routine named "kkprintf" (for kernel printing) was used in the device driver. Kkprintf is a printing mechanism provided for debugging a device driver. It sends all output to a fixed device, such as a terminal.
A VT terminalwasconnectedthrougha serialportin thePS/2computerto verify thecontents of CR0 after disabling and enabling the cache. When the application program to disable the i486 on-chip cache was executed, the message from "kkprintf' was displayed on the VT terminal as shown in Table 7 . Before disabling, CR0 = 8000001b I After disabling, CR0 = e000001b
When the application program to enable the cache was executed, the message was displayed on the VT terminal as shown in Table 8 . 
Comparison of Power Consumption
As mentioned before, the i486 contains both the integer unit and the floating-point unit. The power dissipation data for the 386 DX, 387 DX, and i486, calculated from the power supply current (ref. 1, 3), are listed in Table 10 . The 25-MHz i486 power dissipation (3.5W) is lower than the sum of the 386 DX and 387 DX (4.8W). Therefore, the strict power consumption requirement for the SSF DMS does not cause a problem using the i486 rather than the 386/387 DX. 
Performance Comparison
The hardware and software configurations and the performance comparison are described in Section 3.
The performance were measured with six configurations:
(1) i486 with 8-KB on-chip cache;
(2) i486 with the 8-KB on-chip cache disabled; 
CONCLUSIONS AND RECOMMENDATIONS
The i486 demonstrates the following advantages over the 386/387 DX:
(1) lower power consumption than the combination of the 386 DX and 387 DX; and (2) higher floating-point performance: even with the on-chip cache disabled, the i486 still has higher floating-point performance in speed than the 386/387 DX.
The i486 on-chip cache, however, has neither parity check nor error detection and correction circuitry.
In space, the probability of having the contents of the cache altered, is higher than on the ground due to the higher radiation exposure.
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